FORM P	449 (Modified	e Atty Dock	Atty Docket No.			No.			
(Rev. 7-8	Pate	e	2						
INF	ATION DISCL	SII-2510	SII-2510 [SMIG0155]						
(Use sev	heets if neces								
		BONG-JO	Applicant(s) BONG-JOON LEE, et al.						
·		Herewith				Group Unknown			
U.S. PATENT DOCUMENTS									
*Examiner Initials		Document Number	Date	Naı	me	Class	Subclass	Filing C	Date
	AA	<u> </u>	FOREION	DATELIT D		<u> </u>	<u> </u>	<u> </u>	
FOREIGN PATENT DOCUMENTS									
*Examiner Initials		Document Number	Date	Cou	ntry 	Class	Subclass	Subclass Translation YES NO	
	AB	L	071	ED DO0114					
OTHER DOCUMENTS									
/JJ/		Savoj, J. et al., "A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector" <u>IEEE Journal of Solid-State Circuits</u> , Vol. 36, No. 5, May 2001, pages 761-767.							
/JJ/·	AD	Lee, Sang-Hyun, et al., "A 5Gb/s 0.25µm CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit," 2002 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pages 256-257 and 465 (February 2002).							
/JJ/	AE								
/JJ/	AF	Green, M, et al., "OC-192 Transmitter in Standard 0.18µm CMOS," 2002 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pages 248-249 (February 2002).							
/JJ/	AG	Fiedler, A., et al., "A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis," 1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pages 238-239 (February 1997).							
/JJ/	АН	Larsson, Patrik, "A 2-1600-MHz CMOS Clock Recovery PLL with Low-Vdd Capability," IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pages 1951-1960.							
Examiner					Date Considered				
/Jaison Joseph/						03/29/2007			
MPEP 609	9; Dra	itial if references with the second s	h citation if	not in confor	mance and r	n is in co	onforman idered.	ce with	
copy of thi	is for	m with next co	mmunicati	on to applica	nt				